

What Is Claimed Is:

1 1.A method of driving and testing a semiconductor memory
2 device, wherein the semiconductor memory device comprises a
3 plurality of word lines and corresponding driving circuits, and
4 each driving circuit is controlled by a control line a and
5 driving line:

6 entering a testing mode, selecting a plurality of word
7 lines controlled by a driving line;

8 enabling control lines corresponding to the plurality of
9 word lines;

10 enabling the driving line; and

11 turning on the word lines, transferring a driving signal
12 through the control lines to the word lines.

1 2. The method of driving and testing a semiconductor memory
2 device as claimed in claim 1, further comprising after a
3 predetermined time, disabling the driving line to turn off the
4 word lines, while the control line remains in an enabled state.

1 3. The method of driving and testing a semiconductor
2 memory device as claimed in claim 1, wherein the semiconductor
3 memory device is a DRAM.

1 4.The method of driving and testing a semiconductor memory
2 device as claimed in claim 1, wherein the voltage signal of the
3 control lines is pulled to a low potential level to enable the
4 control lines to couple to the selected word lines..

1 5. The method of driving and testing a semiconductor
2 memory device as claimed in claim 1, wherein the voltage signal
3 of the driving line is pulled from a low potential level to a
4 high potential level to enable the driving line.

1 6. The method of driving and testing a semiconductor
2 memory device as claimed in claim 2, wherein the voltage signal
3 of the driving line is pulled from a high potential level to a
4 low potential level to disable the driving line, and the control
5 line remains at a high potential level.